U.S. Patent Application No. 09/711,177

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

- 1. (Currently Amended) A code generating apparatus, comprising:
- a first code generator generating a first code of n symbols;
- a second code generator generating a second code of m symbols, where m = n + 1 is greater than n; and
- a <u>multiplexer that interleaves</u> combiner for combining the symbols generated by the first and second code generators to generate <u>an interleaved</u> a combined code from which both the first and second codes can be detected.

2-4. (Canceled)

- 5. (Original) The code generating apparatus of claim 1, wherein the first and second codes are pseudonoise codes.
- 6. (Currently Amended) The code generating apparatus of claim 1 2, wherein the multiplexer interleaves the symbols of the first and second codes in a chip by chip manner, and wherein the symbols are comprised of chips.
- 7. (Currently Amended) The code generating apparatus of claim 1, wherein the combiner multiplexer is coupled to the first and second code generators.
- 8. (Original) The code generating apparatus of claim 1, wherein each symbol represents a binary value.

U.S. Patent Application No. 09/711,177

- 9. (Currently Amended) A method of generating a combined code comprising:
- a) combining a plurality of codes each having a length shorter than the <u>combined</u> transmission code, the plurality of codes including at least three codes having lengths m, n, and p, where m, n, and p are mutually prime; and
 - b) outputting the combined code,

wherein the plurality of codes can be detected from the combined code, and the phase of the combined code can be detected from the plurality of codes.

10. (Canceled)

- 11. (Currently Amended) The method of generating a combined code according to claim 9 10, wherein the combined code has a length of 3 on om op.
- 12. (Currently Amended) The method of generating a combined code according to claim 9 10, wherein symbols of the plurality of codes are interleaved.

13-14. (Canceled)

- 15. (Currently Amended) The \underline{A} method of generating a code according to claim 14, comprising:
 - a) generating a symbol of a first code of length n symbols;
 - b) generating a symbol of a second code of length m symbols, wherein m = n + 1; and
- c) generating a third code by outputting the symbol of the first code followed by the symbol of the second code.
- 16. (Currently Amended) The method of generating a code according to claim <u>15</u> 13, wherein the first and second codes are pseudonoise codes.

U.S. Patent Application No. 09/711,177

- 17. (Currently Amended) The \underline{A} method of generating a code according to claim 13, further comprising:
 - a) generating a symbol of a first code of length n symbols;
 - b) generating a symbol of a second code of length m symbols, where m is greater than n;
- c) generating a third code by outputting the symbol of the first code followed by the symbol of the second code; and
 - d) repeating a) through c) at least $2 \cdot n \cdot m$ times.
- 18. (Original) The method of generating a code according to claim 17, wherein in a) the symbols of the first code are generated in order, modulo n, and in b) the symbols of the second code are generated in order, modulo m.
- 19. (Currently Amended) The \underline{A} method of generating a code according to claim 13, further comprising: $\overline{}$
 - a) generating a symbol of a first code of length n symbols;
 - b) generating a symbol of a second code of length m symbols, where m is greater than n;
- c) generating a third code by outputting the symbol of the first code followed by the symbol of the second code;
 - d) repeating a) through c) a predetermined number of times less than 2•n•m times; and
- e) outputting an output signal having a predetermined number of symbols less than $2 \cdot n \cdot m$ symbols.
- 20. (Currently Amended) The method of generating a code according to claim 19 13, wherein each symbol is comprised of chips representing a binary value.
 - 21-23. (Canceled)
 - 24. (Currently Amended) The A transmitter according to claim 23, comprising:

U.S. Patent Application No. 09/711,177

a controller outputting first, second and third control signals based on a count;

a first code generator generating a first code of n symbols in response to the first control signal;

a second code generator generating a second code of m symbols in response to the second control signal, wherein m=n+1; and

a combiner coupled to the controller and the first and second code generators, wherein the combiner combines the symbols of the first code with the symbols of the second code in response to the third control signal and outputs a combined code.

- 25. (Currently Amended) The transmitter according to claim <u>24</u> 23, wherein the first and second codes are pseudonoise codes.
- 26. (Currently Amended) The transmitter according to claim 24 23, wherein the symbols of the first code are generated in order, modulo n, and the symbols of the second code are generated in order, modulo m.
 - 27. (Currently Amended) The A transmitter, comprising: according to claim 23, a controller outputting first, second and third control signals based on a count;
- <u>a first code generator generating a first code of n symbols in response to the first control signal;</u>

a second code generator generating a second code of m symbols in response to the second control signal, where m is greater than n; and

a multiplexer coupled to the controller and the first and second code generators, for interleaving symbols of the first code with the symbols of the second code, wherein the controller outputs a signal to the multiplexer to output only selected portions of one or more of the first and second codes, so that the interleaved code has a length less than 2•n•m symbols.

U.S. Patent Application No. 09/711,177

- 28. (Currently Amended) A transmission signal having a sequence of symbols, the sequence comprising symbols of a first code of n symbols interleaved with symbols of a second code of m symbols, and wherein m = n + 1.
- 29. (Original) The transmission signal of claim 28, wherein the symbols of the first code are interleaved with the symbols of the second code in a symbol by symbol manner.

30-31. (Canceled)

- 32. (Original) The transmission signal of claim 28, wherein the first and second codes are pseudonoise codes.
- 33. (Currently Amended) A The transmission signal of claim 28, having a sequence of symbols, the sequence comprising symbols of a first code of n symbols interleaved with symbols of a second code of m symbols, wherein the first code repeats modulo n and the second code repeats modulo m, and the sequence repeats modulo 2 on om.
- 34. (Currently Amended) The transmission signal of claim <u>33</u> 28, wherein each symbol is comprised of chips that each represents a binary value.
- 35. (New) A method of determining the phase of a transmitted code generated by combining at least a first code and a second code, comprising:

detecting a phase of the first code;

detecting a phase of the second code; and

determining the phase of the transmitted code from the phases of the first and second codes using the Chinese Remainder Theorem.

U.S. Patent Application No. 09/711,177

- 36. (New) The method of claim 35, wherein the transmitted code is generated by interleaving the first and second codes.
- 37. (New) A code generating apparatus for generating an output code of a predetermined length, comprising:
 - a first code generator configured to generate a first code of n symbols;
- a second code generator configured to generate a second code of m symbols, wherein values of m and n permit generation of a code that repeats modulo 2°n°m symbols by interleaving symbols of the first and second codes, and 2°n°m symbols exceeds the predetermined length; and
- a combiner configured to interleave symbols of the first and second codes to generated the output code having a number of symbols corresponding to the predetermined length, wherein the number of symbols is less than 2 on om.
- 38. (New) The apparatus of claim 37, wherein the combiner truncates symbols relative to a code of 2 on om symbols to generate the output code.
- 39. (New) The apparatus of claim 37, wherein the combiner omits symbols of a code of 2 on om symbols to generate the output code.
- 40. (New) A method of generating an output code of a predetermined length, comprising:

generating a first code of n symbols;

generating a second code of m symbols, wherein values of m and n permit generation of a code that repeats modulo 2 on om symbols by interleaving symbols of the first and second codes, and 2 on om symbols exceeds the predetermined length; and

U.S. Patent Application No. 09/711,177

interleaving symbols of the first and second codes to generated the output code having a number of symbols corresponding to the predetermined length, wherein the number of symbols is less than 2•n•m.

- 41. (New) The method of claim 37, wherein symbols are truncated from a code of $2 \cdot n \cdot m$ symbols to generate the output code.
- 42. (New) The apparatus of claim 37, wherein symbols are omitted from a code of $2 \cdot n \cdot m$ symbols to generate the output code.